

The documentation and process conversion measures necessary to comply with this revision shall be completed by 14 May 2012.

INCH-POUND

MIL-PRF-19500/655E
14 February 2012
SUPERSEDING
MIL-PRF-19500/655D
30 April 2007

PERFORMANCE SPECIFICATION SHEET

SEMICONDUCTOR DEVICE, FIELD EFFECT RADIATION HARDENED
(TOTAL DOSE AND SINGLE EVENT EFFECTS) TRANSISTOR, P-CHANNEL
SILICON, TYPES 2N7424U, 2N7425U, AND 2N7426U,
JANTXVR AND F AND JANSR AND F

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and [MIL-PRF-19500](#).

1. SCOPE

* 1.1 Scope. This specification covers the performance requirements for a P-Channel, enhancement-mode, MOSFET, radiation hardened (total dose-and single event effects (SEE)), power transistor. Two levels of product assurance are provided for each device type as specified in [MIL-PRF-19500](#), with avalanche energy maximum rating (E_{AS}) and maximum avalanche current (I_{AS}). See 6.5 for JANHC and JANKC die versions.

1.2 Physical dimensions. See [figure 1](#), (surface mount).

1.3 Maximum ratings. $T_A = +25^\circ\text{C}$, unless otherwise specified.

Type	P_T (1) $T_C = +25^\circ\text{C}$	P_T $T_A = +25^\circ\text{C}$	$R_{\theta JC}$ (2)	V_{DS}	V_{DG}	V_{GS}	I_{D1} (3) (4) $T_C = +25^\circ\text{C}$	I_{D2} (3) (4) $T_C = +100^\circ\text{C}$	I_S	I_{DM} (5)	T_J and T_{STG}
	W	W	$^\circ\text{C/W}$	V dc	V dc	V dc	A dc	A dc	A dc	A (pk)	$^\circ\text{C}$
2N7424U	300	2.5	0.42	-60	-60	± 20	-48	-30	-48	-192	-55
2N7425U	300	2.5	0.42	-100	-100	± 20	-38	-24	-38	-152	to
2N7426U	300	2.5	0.42	-200	-200	± 20	-29	-18	-29	-108	+150

(1) Derate linearly by 2.4 W/ $^\circ\text{C}$ for $T_C > +25^\circ\text{C}$.

(2) See [figure 2](#), thermal impedance curves.

(3) The following formula derives the maximum theoretical I_D limit. I_D is limited by package and internal construction.

$$I_D = \sqrt{\frac{T_{JM} - T_C}{(R_{\theta JC}) \times (R_{DS(on)} \text{ at } T_{JM})}}$$

(4) See [figure 3](#), maximum drain current graph.

(5) $I_{DM} = 4 \times I_{D1}$ as calculated in note (3).

* Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <https://assist.daps.dla.mil/>.

1.4 Primary electrical characteristics at $T_C = +25^\circ\text{C}$.

Type	Min $V_{(BR)DSS}$ $V_{GS} = 0$ $I_D = -1.0\text{mA}$ dc	$V_{GS(TH)1}$ $V_{DS} \geq V_{GS}$ $I_D = -1.0\text{ mA}$ dc	Max I_{DSS1} $V_{GS} = 0$ $V_{DS} = 80\%$ of rated V_{DS}	Max $r_{DS(on)}$ (1) $V_{GS} = -12\text{V}$, $I_D = I_{D2}$		E_{AS}
				$T_J = +25^\circ\text{C}$	$T_J = +150^\circ\text{C}$	
	<u>V dc</u>	<u>V dc</u> Min Max	<u>$\mu\text{A dc}$</u>	<u>Ω</u>	<u>Ω</u>	<u>mJ</u>
2N7424U	-60	-2.0 -4.0	-25	0.045	0.100	500
2N7425U	-100	-2.0 -4.0	-25	0.068	0.150	500
2N7426U	-200	-2.0 -4.0	-25	0.154	0.360	500

(1) Pulsed (see 4.5.1).

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS


[MIL-PRF-19500](#) - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

[MIL-STD-750](#) - Test Methods for Semiconductor Devices.

* (Copies of these documents are available online at <https://assist.daps.dla.mil/quicksearch/> or <https://assist.daps.dla.mil/> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

* 2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
BL	.685	.695	17.40	17.65
BW	.520	.530	13.21	13.46
CH		.142		3.61
LH	.010	.020	0.25	0.51
LW1	.435	.445	11.05	11.30
LW2	.135	.145	3.43	3.68
LL1	.470	.480	11.94	12.19
LL2	.152	.162	3.86	4.11
LS1	.240 BSC		6.10 BSC	
LS2	.120 BSC		3.05 BSC	
Q1	.035		0.89	
Q2	.050		1.27	
TERM 1	Drain			
TERM 2	Gate			
TERM 3	Source			

NOTES:

1. Dimensions are in inches.
2. Millimeters are given for information only.
3. The lid shall be electrically isolated from the drain, gate, and source.
4. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

FIGURE 1. Dimensions and configuration.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in [MIL-PRF-19500](#) and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see [4.2](#) and [6.3](#)).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in [MIL-PRF-19500](#) and as follows:

I_{AS}Rated avalanche current, nonrepetitive
nCnano coulomb.

3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in [MIL-PRF-19500](#), and on [figure 1](#) (SMD2) herein.

3.4.1 Lead finish. Lead finish shall be solderable in accordance with [MIL-PRF-19500](#), [MIL-STD-750](#), and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see [6.2](#)).

3.5 Electrostatic discharge protection. The devices covered by this specification require electrostatic discharge protection.

3.5.1 Handling. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. However, the following handling practices are recommended.

- a. Devices should be handled on benches with conductive handling devices.
- b. Ground test equipment, tools and personnel handling devices.
- c. Do not handle devices by the leads.
- d. Store devices in conductive foam or carriers.
- e. Avoid use of plastic, rubber or silk in MOS areas.
- f. Maintain relative humidity above 50 percent if practical.
- g. Care should be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.
- h. Gate must be terminated to source, $R \leq$ or 100 k Ω , whenever bias voltage is applied drain to source.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in [1.3](#), [1.4](#), and [table I](#).

3.7 Electrical test requirements. The electrical test requirements shall be as specified in [table I](#).

3.8 Marking. Marking shall be in accordance with [MIL-PRF-19500](#).

3.9 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

- a. Qualification inspection (see 4.2).
- b. Screening (see 4.3).
- c. Conformance inspection (see 4.4 and tables I and II).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

* 4.2.2 SEE. Design capability shall be tested on the initial qualification and thereafter whenever a major die design or process change is introduced. Electrical measurements (end-points) shall be in accordance with table III.

* 4.3 Screening (JANS and JANTXV). Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table E-IV of MIL-PRF-19500) (1) (2)	Measurement	
	JANS level	JANTXV levels
(3)	Gate stress test (see 4.3.1)	Gate stress test (see 4.3.1)
(3)	Method 3470 of MIL-STD-750 (see 4.3.2), E _{AS} test	Method 3470 of MIL-STD-750 (see 4.3.2), E _{AS} test
(3) 3c	Method 3161 of MIL-STD-750 (see 4.3.3)	Method 3161 of MIL-STD-750 (see 4.3.3)
9	I _{GSSF1} , I _{GSSR1} , I _{DSS1}	Not applicable
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	I _{GSSF1} , I _{GSSR1} , I _{DSS1} , r _{DS(on)1} , V _{GS(th)1} subgroup 2 of table I herein: ΔI _{GSSF1} = ± 20 nA dc or ± 100 percent of initial value, whichever is greater. ΔI _{GSSR1} = ± 20 nA dc or ± 100 percent of initial value, whichever is greater. ΔI _{DSS1} = ± 10 μA dc or ± 100 percent of initial value, whichever is greater.	I _{GSSF1} , I _{GSSR1} , I _{DSS1} , r _{DS(on)1} , V _{GS(th)1} subgroup 2 of table I herein
12	Method 1042 of MIL-STD-750, test condition A	Method 1042 of MIL-STD-750, test condition A
13	Subgroups 2 and 3 of table I herein; ΔI _{GSSF1} = ± 20 nA dc or ± 100 percent of initial value, whichever is greater. ΔI _{GSSR1} = ± 20 nA dc or ± 100 percent of initial value, whichever is greater. ΔI _{DSS1} = ± 10 μA dc or ± 100 percent of initial value, whichever is greater. Δr _{DS(on)1} = ± 20 percent of initial value. ΔV _{GS(th)1} = ± 20 percent of initial value.	Subgroup 2 of table I herein; ΔI _{GSSF1} = ± 20 nA dc or ± 100 percent of initial value, whichever is greater. ΔI _{GSSR1} = ± 20 nA dc or ± 100 percent of initial value, whichever is greater. ΔI _{DSS1} = ± 10 μA dc or ± 100 percent of initial value, whichever is greater. Δr _{DS(on)1} = ± 20 percent of initial value. ΔV _{GS(th)1} = ± 20 percent of initial value.

- (1) At the end of the test program, I_{GSSF1}, I_{GSSR1}, and I_{DSS1} are measured.
(2) An out-of-family program to characterize I_{GSSF1}, I_{GSSR1}, I_{DSS1} and V_{GS(th)1} shall be invoked.
* (3) Shall be performed anytime after temperature cycling, screen 3a; JANTXV level does not need to be repeated in screening requirements.

4.3.1 Gate stress test. Apply $V_{GS} = -24$ V minimum for $t = 250$ μ s minimum.

4.3.2 Single pulse avalanche energy (E_{AS}).

- a. Peak current $I_{AS} = I_{D1}$.
- b. Inductance $L = (2 * E_{AS} / (I_{D1})^2) * ((V_{BR} - V_{DD}) / V_{BR})$ mH minimum.
- c. Gate to source resistor..... $R_{GS}: 25 \Omega \leq R_{GS} \leq 200 \Omega$.
- d. Supply voltage $V_{DD} = -25$ V dc, except $V_{DD} = -50$ V dc for 2N7426U.
- e. Initial case temperature..... $T_C = +25^\circ$ C, -5° C, $+10^\circ$ C.
- f. Gate voltage $V_{GS} = -12$ V dc.
- g. Number of pulses to be applied 1 pulse minimum.

4.3.3 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3161 of [MIL-STD-750](#) using the guidelines in that method for determining I_M , I_H , t_H , t_{SW} , (and V_H where appropriate). Measurement delay time (t_{MD}) = 70 μ s max. See [table III](#), group E, subgroup 4 herein.

4.4 Conformance inspection. Conformance inspection shall be in accordance with [MIL-PRF-19500](#).

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of [MIL-PRF-19500](#) and [table I](#) herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of [MIL-PRF-19500](#), and as follows. Electrical measurements (end-points) shall be in accordance with [table I](#), subgroup 2 herein.

4.4.2.1 Group B inspection, table E-VIA (JANS) of [MIL-PRF-19500](#).

<u>Subgroup</u>	<u>Method</u>	<u>Condition</u>
B3	1051	Test condition G, 100 cycles
B3	2077	SEM
B4	1042	Intermittent operation life, condition D, 2,000 cycles. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{on} = 30$ seconds minimum.
B5	1042	Accelerated steady-state gate bias, condition B, $V_{GS} =$ rated; $T_A = +175^\circ$ C, $t = 24$ hours minimum; or $T_A = +150^\circ$ C, $t = 48$ hours minimum.
B5	1042	Accelerated steady-state reverse bias, condition A, $V_{DS} =$ rated; $T_A = +175^\circ$ C, $t = 120$ hours minimum; or $T_A = +150^\circ$ C, $t = 240$ hours minimum.
B5	2037	Bond strength, test condition A.

4.4.2.2 Group B inspection, table E-VIB (JANTXV) of MIL-PRF-19500.

<u>Subgroup</u>	<u>Method</u>	<u>Condition</u>
B2	1051	Test condition G, 25 cycles.
B3	1042	Intermittent operation life, condition D, 2,000 cycles. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{on} = 30$ seconds minimum.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows. Electrical measurements (end-points) shall be in accordance with [table I](#), subgroup 2 herein.

<u>Subgroup</u>	<u>Method</u>	<u>Condition</u>
C5	3161	See 4.3.3 , $R_{\theta JC(max)} = 0.42^{\circ}C/W$
C6	1042	Intermittent operation life, condition D, 2,000 cycles. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{on} = 30$ seconds minimum.

4.4.4 Group D inspection. Group D inspection shall be conducted in accordance with table E-VIII of MIL-PRF-19500 and [table II](#) herein.

4.4.5 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in [table III](#) herein. Electrical measurements (end-points) shall be in accordance with [table I](#), subgroup 2 herein.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of [MIL-STD-750](#).

TABLE I. Group A inspection.

Inspection <u>1/</u>	MIL-STD-750		Symbol	Limits		Unit
	Method	Condition		Min	Max	
<u>Subgroup 1</u>						
Visual and mechanical inspection	2071					
<u>Subgroup 2</u>						
Thermal Impedance <u>2/</u>	3161	See 4.3.3	$Z_{\theta JC}$			°C/W
Breakdown voltage drain to source	3407	$V_{GS} = 0V$, $I_D = -1 \text{ mA dc}$, bias condition C	$V_{(BR)DSS}$			
2N7424U				-60		V dc
2N7425U				-100		V dc
2N7426U				-200		V dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, $I_D = -1 \text{ mA dc}$	$V_{GS(TH)1}$	-2.0	-4.0	V dc
Gate current	3411	$V_{GS} = \pm 20V \text{ dc}$, bias condition C, $V_{DS} = 0V$	I_{GSS1}		± 100	nA dc
Drain current	3413	$V_{GS} = 0V \text{ dc}$, bias condition C, $V_{DS} = 80 \text{ percent of rated } V_{DS}$,	I_{DSS1}		-25	$\mu\text{A dc}$
Static drain to source on state resistance	3421	$V_{GS} = -12V \text{ dc}$, condition A, pulsed (see 4.5.1), $I_D = I_{D2}$	$r_{DS(ON)1}$			
2N7424U					0.045	Ω
2N7425U					0.068	Ω
2N7426U					0.154	Ω
Static drain to source on state resistance	3421	$V_{GS} = -12V \text{ dc}$, condition A, pulsed (see 4.5.1), $I_D = I_{D1}$	$r_{DS(ON)2}$			
2N7424U					0.048	Ω
2N7425U					0.071	Ω
2N7426U					0.159	Ω
Forward voltage	4011	$V_{GS} = 0V \text{ dc}$, condition A, pulsed (see 4.5.1), $I_D = I_{D1}$	V_{SD}			
2N7424U					-3.0	V dc
2N7425U					-3.3	V dc
2N7426U					-3.0	V dc

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection 1/ <u>Subgroup 3</u>	MIL-STD-750		Symbol	Limits		Unit
	Method	Condition		Min	Max	
High temperature operation		$T_C = T_J = +125^\circ\text{C}$				
Gate current	3411	$V_{GS} = \pm 20\text{V dc}$, bias condition C, $V_{DS} = 0\text{V}$	I_{GSS2}		± 200	nA dc
Drain current	3413	$V_{GS} = 0\text{V dc}$, bias condition C, $V_{DS} = 80$ percent of rated V_{DS}	I_{DSS2}		-0.25	mA dc
Static drain to source on-state resistance	3421	$V_{GS} = -12\text{V dc}$, condition A, pulsed (see 4.5.1), $I_D = I_{D2}$	$r_{DS(ON)3}$			
2N7424U					0.085	Ω
2N7425U					0.135	Ω
2N7426U					0.35	Ω
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, $I_D = -1$ mA dc	$V_{GS(TH)2}$	-1.0		V dc
Low temperature operation		$T_C = T_J = -55^\circ\text{C}$				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS(TH)3}$, $I_D = -1$ mA dc	$V_{GS(TH)3}$		-5.0	V dc
<u>Subgroup 4</u>						
Switching time test	3472	$I_D = I_{D1}$, $V_{GS} = -12$ V dc, $R_G = 2.35$ Ω , $V_{DD} = 50$ percent of rated V_{DS}				
Turn-on delay time			$t_{D(on)}$			
2N7424U					35	ns
2N7425U					35	ns
2N7426U					37	ns
Rise time			t_r			
2N7424U					150	ns
2N7425U					170	ns
2N7426U					141	ns
Turn-off delay time			$t_{D(off)}$			
2N7424U					200	ns
2N7425U					190	ns
2N7426U					148	ns
Fall time			t_f			
2N7424U					200	ns
2N7425U					190	ns
2N7426U					220	ns

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection <u>1/</u>	MIL-STD-750		Symbol	Limits		Unit
	Method	Condition		Min	Max	
<u>Subgroup 4</u> - continued						
Forward transconductance	3475	$I_D = \text{rated } I_{D2}, V_{DD} = 15 \text{ V}$ (see 4.5.1)	g_{FS}			
2N7424U				18		S
2N7425U				15		S
2N7426U				14		S
<u>Subgroup 5</u>						
Safe operating area test (high voltage)	3474	See figure 4 $t_p = 10 \text{ ms min. } V_{DS} = 80 \text{ percent of max. rated } V_{DS}$				
Electrical measurements		See table I, subgroup 2				
<u>Subgroup 6</u>						
Not applicable						
<u>Subgroup 7</u>						
Gate charge	3471	Condition B				
On-state gate charge			$Q_{G(ON)}$			
2N7424U					300	nC
2N7425U					290	nC
2N7426U					300	nC
Gate to source charge			Q_{GS}			
2N7424U					70	nC
2N7425U					72	nC
2N7426U					65	nC
Gate to drain charge			Q_{GD}			
2N7424U					91	nC
2N7425U					90	nC
2N7426U					58	nC
Reverse recovery time	3473	$di/dt = -100 \text{ A}/\mu\text{s}, V_{DD} \leq -50 \text{ V}$ $I_D = I_{D1}$	t_{rr}			
2N7424U					270	ns
2N7425U					300	ns
2N7426U					738	ns

1/ For sampling plan, see MIL-PRF-19500.

2/ This test required for the following end-point measurements only:

Group B, subgroups 3 and 4 (JANS).

Group B, subgroups 2 and 3 (JANTXV).

Group C, subgroups 2 and 6.

Group E, subgroup 1.

MIL-PRF-19500/655E

TABLE II. Group D inspection.

Inspection 1/ 2/ 3/	MIL-STD-750		Symbol	Pre-irradiation limits		Post-irradiation limits				Unit
	Method	Conditions		R and F		R		F 4/		
				Min	Max	Min	Max	Min	Max	
<u>Subgroup 1</u>										
Not applicable										
<u>Subgroup 2</u>		$T_C = +25^\circ\text{C}$								
Steady-state total dose irradiation (V_{GS} bias) 5/	1019	$V_{GS} = -12\text{ V};$ $V_{DS} = 0\text{ V}$								
Steady-state total dose irradiation (V_{DS} bias) 5/	1019	$V_{GS} = 0\text{ V};$ $V_{DS} = 80\text{ percent}$ of rated V_{DS} (preirradiation)								
End-point electricals										
Breakdown voltage, drain to source	3407	$V_{GS} = 0\text{ V};$ $I_D = -1\text{ mA};$ bias condition C	$V_{(BR)DSS}$							
2N7424U				-60		-60		-60		V dc
2N7425U				-100		-100		-100		V dc
2N7426U				-200		-200		-200		V dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS},$ $I_D = -1\text{ mA}$	$V_{GS(th)1}$							
2N7424U				-2.0	-4.0	-2.0	-4.0	-2.0	-5.0	V dc
2N7425U				-2.0	-4.0	-2.0	-4.0	-2.0	-5.0	V dc
2N7426U				-2.0	-4.0	-2.0	-4.0	-2.0	-5.0	V dc
Gate current	3411	$V_{GS} = -20\text{ V},$ $V_{DS} = 0\text{ V},$ bias condition C	I_{GSSF1}		-100		-100		-100	nA dc
Gate current	3411	$V_{GS} = +20\text{ V},$ $V_{DS} = 0\text{ V},$ bias condition C	I_{GSSR1}		100		100		100	nA dc
Drain current	3413	$V_{GS} = 0\text{ V},$ $V_{DS} = 80\text{ percent}$ of rated V_{DS} (preirradiation), bias condition C	I_{DSS}		-25		-25		-25	μA dc

See footnotes at end of table.

TABLE II. Group D inspection - Continued.

Inspection 1/ 2/ 3/	MIL-STD-750		Symbol	Pre-irradiation limits		Post-irradiation limits				Unit
	Method	Conditions		R and F		R		F 4/		
				Min	Max	Min	Max	Min	Max	
<u>Subgroup 2 continued</u>		$T_C = + 25^\circ\text{C}$								
Static drain to source on-state voltage	3405	$V_{GS} = -12\text{ V}$, $I_D = I_{D2}$, condition A, pulsed (see 4.5.1)	$V_{DS(on)}$							
2N7424U					-1.35		-1.35		-1.35	V dc
2N7425U					-1.632		-1.632		-1.632	V dc
2N7426U					-2.772		-2.772		-2.88	V dc
Forward voltage source drain diode	4011	$V_{GS} = 0\text{ V}$, $I_D = I_{D1}$, bias condition C	V_{SD}							
2N7424U					-3.0		-3.0		-3.0	V dc
2N7425U					-3.3		-3.3		-3.3	V dc
2N7426U					-3.0		-3.0		-3.0	V dc

1/ For sampling plan see [MIL-PRF-19500](#).

2/ Group D qualification may be performed prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification utilizing the same die design.

3/ At the manufacturer's option, group D samples need not be subjected to the screening tests, and may be assembled in its qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.

4/ The "F" designation represents devices which pass end-points at R and F designated total-ionizing-dose (TID)

5/ Separate samples shall be pulled for each bias.

MIL-PRF-19500/655E

* TABLE III. Group E inspection (all quality levels) for qualification or re-qualification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
<u>Subgroup 1</u>			
Temperature cycle	1051	Condition G, 500 cycles	45 devices c = 0
Hermetic seal	1071		
Fine leak Gross leak			
Electrical measurements		See table I , subgroup 2	
<u>Subgroup 2 1/</u>			
Steady-state gate bias	1042	Condition B, 1,000 hours	45 devices c = 0
Electrical measurements		See table I , subgroup 2	
Steady-state reverse bias	1042	Condition A, 1,000 hours	
Electrical measurements		See table I , subgroup 2	
<u>Subgroup 4</u>			
Thermal impedance curves		See MIL-PRF-19500 .	sample size N/A
<u>Subgroup 10</u>			
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer.	22 devices c = 0

MIL-PRF-19500/655E

* TABLE III. Group E inspection (all quality levels) - for qualification or re-qualification only - Continued.

Inspection	MIL-STD-750		Qualification and large lot quality conformance inspection
	Method	Conditions	
<u>Subgroup 11</u>			3 devices
SEE <u>2/ 3/ 4/</u> Electrical measurements <u>5/</u> SEE irradiation	1080	See figure 5. I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2 Fluence = 3E5 ±20 percent ions/cm ² Flux = 2E3 to 2E4 ions/cm ² /sec, temperature = +25 ±5 °C	
2N7424U		Surface LET = 28 MeV-cm ² /mg ±5%, range = 42.8 μm ±7.5%, energy = 283.3 MeV ±7.5% In-situ bias conditions: V _{DS} = -60 V and V _{GS} = +5 V V _{DS} = -50 V and V _{GS} = +10 V V _{DS} = -35 V and V _{GS} = +15 V (typical 4.53 MeV/nucleon at Brookhaven National Lab Accelerator)	
2N7425U		In-situ bias conditions: V _{DS} = -100 V and V _{GS} = +10 V V _{DS} = -70 V and V _{GS} = +15 V V _{DS} = -60 V and V _{GS} = +20 V (nominal 4.53 MeV/nucleon at Brookhaven National Lab Accelerator)	
2N7426U		In-situ bias conditions: V _{DS} = -200 V and V _{GS} = +15 V (nominal 4.53 MeV/nucleon at Brookhaven National Lab Accelerator)	
2N7424U		Surface LET = 37 MeV-cm ² /mg ±5%, range = 39 μm ±5%, energy = 305 MeV ±5% In situ bias conditions: V _{DS} = -55 V and V _{GS} = +0 V V _{DS} = -45 V and V _{GS} = +5 V V _{DS} = -35 V and V _{GS} = +10 V V _{DS} = -30 V and V _{GS} = +15 V (typical 3.77 MeV/nucleon at Brookhaven National Lab Accelerator)	
2N7425U		In situ bias conditions: V _{DS} = -100 V and V _{GS} = +5 V V _{DS} = -70 V and V _{GS} = +10 V V _{DS} = -50 V and V _{GS} = +15 V V _{DS} = -40 V and V _{GS} = +20 V (nominal 3.77 MeV/nucleon at Brookhaven National Lab Accelerator)	

* TABLE III. Group E inspection (all quality levels) - for qualification or re-qualification only - Continued.

Inspection	MIL-STD-750		Qualification and large lot quality conformance inspection
	Method	Conditions	
<u>Subgroup 11</u> - continued			3 devices
2N7424U		Surface LET = 59.9 MeV-cm ² /mg ±5%, range = 32.8 μm ±5%, energy = 345 MeV ±5% In situ bias conditions: V _{DS} = -40 V and V _{GS} = 0 V V _{DS} = -35 V and V _{GS} = +5 V (typical 2.72 MeV/nucleon at Brookhaven National Lab Accelerator)	
2N7425U		In situ bias conditions: V _{DS} = -60 V and V _{GS} = 0 V (typical 2.72 MeV/nucleon at Brookhaven National Lab Accelerator)	
Electrical measurements <u>5/</u>		I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2	

1/ A separate sample for each test shall be pulled.

2/ Group E qualification of SEE testing may be performed prior to lot formation. Qualification may be extended to other specification sheets utilizing the same structurally identical die design.

3/ Device qualification to a higher level LET is sufficient to qualify all lower level LETs.

4/ The sampling plan applies to each bias condition.

5/ Examine I_{GSSF1}, I_{GSSR1} and I_{DSS1} before and following SEE irradiation to determine acceptability for each bias condition. Other test conditions in accordance with table I, subgroup 2, may be performed at the manufacturer's option.







FIGURE 2. Thermal impedance curve.



2N7424U



2N7425U



2N7426U

FIGURE 3. Maximum drain current versus case temperature graphs.

2N7424U






FIGURE 4. Safe operating area graph.

2N7425U




* FIGURE 4. Safe operating area graph - Continued.

2N7426U




* FIGURE 4. Safe operating area graph - Continued.

2N7424U




2N7425U



* FIGURE 5. Typical single event effects safe operating area graphs.

2N7426U

Typical SEE Response



* FIGURE 5. Typical single event effects safe operating area graphs - Continued.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in [MIL-PRF-19500](#) are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

- a. Title, number, and date of this specification.
- b. Packaging requirements (see 5.1).
- c. Lead finish (see 3.4.1).
- d. Product assurance level and type designator.
- * e. For acquisition of RHA designated devices, [table II](#), subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it must be specified in the contract.

* 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at <https://assist.daps.dla.mil>.

6.4 Cross-reference list. The following table shows the generic P/N and its associated military P/N (without JAN and RHA prefix).

Generic P/N	Military P/N
IRHNA9064	2N7424U
IRHNA9160	2N7425U
IRHNA9260	2N7426U

6.5 JANC die versions. The JANHC and JANKC die versions of these devices are covered under performance specification sheet [MIL-PRF-19500/657](#).

6.6 Changes from previous issue. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:
Army - CR
Air Force - 85
DLA - CC

Preparing activity:
DLA - CC
(Project 5961-2012-013)

* NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <https://assist.daps.dla.mil/> .